Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 101 subscribers
  • Views 881 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM4372: Power-down sequence timing requirements

Shinji Ueda
Expert 5440 points
Part Number: AM4372
Other Parts Discussed in Thread: TPS65218

Hi champs,

My customer has a question about AM437x power down sequence time requirement.

I saw Sitara datasheet 5.13.1.3 Power-Down Sequencing.

It does not write the request for Time.

Other document, "Powering the AM335x, AM437x, and AM438x With TPS65218"

P.8  8 Power-Up and Power-Down Sequence for TPS65218.

Sequence power down time is bigger than power up time.

 

Question

Do we have to keep the power down time written in this figure?

If it is the same time as power up time(like a 2ms~4ms), we can reduce the big capacitor.

Please let me know.

Regards,

Shinji Ueda

  • 0
    TI__Guru**** 393215 points
    Hi,

    This figure shows the PMIC timings. From the processor side the power-down requirements are given in section 5.13.1.3 of the AM437x datasheet Rev. D. There are no timing restrictions, however note carefully the requirements for the VDDS, VDDS_CLKOUT and VDDSHVx [x=1-11] voltages.

    As for decoupling capacitors, recommended sizes can be found in section 5.12 of the same document.