• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 547 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320C5517: Description of C5517 TRM

g.f.
Guru 15520 points
Part Number: TMS320C5517

Hi,

I have a question about C5517 TRM description.

In C5517 TRM(SPRUH16B) page.141 "1.7.5.2 Peripheral Reset Control Register(PRCR)",
it seem that there are typo in Figure 1-61.

In Figure 1-61, it said that bit[6] McBSP_RST of PRCR register is "Read-only".
Is this means that McBSP can not be reset by writing 1 to PRCR bit[6]?
Or is it just a typo, and bit[6] McBSP_RST is Read and Write bit field?

best regards,
g.f.

  • 0
    TI__Guru**** 161600 points
    Hi,

    It seems that you're correct, see the description in section 1.7.5.2:
    "Writing a 1 to any bits in this register initiates the reset sequence for the associated peripherals. The associated peripherals will be held in reset for the duration of clock cycles set in the PSRCR register and they should not be accessed during that time. Reads of this register return the state of the reset signal for the associated peripherals. In other words, polling may be used to wait for the reset to become deasserted."

    You can submit a documentation feedback using the link in the bottom left (or right) on each page.

    Best Regards,
    Yordan