• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 2 answers
  • Subscribers 98 subscribers
  • Views 520 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

66AK2G02: DSP or FPGA?

Julian Martin50
Prodigy 110 points
Part Number: 66AK2G02


Support Path: /Other topics/Design techniques and how-to guides/

Hi,

we´re a small company that have been designing analog pro audio limiters for more than two decades.

We´re now deciding to jump into the digital audio processing systems and we´re a bit lost in deciding what system architecture to choose (FPGA or DSP).

Our starting point is to design an audiolimiter and then start adding multiple features (eq per channel, phase alignement, capacity to send audio via ethernet etc.).

We have no problem to go with DSP or FPGA (C or VHDL) but we need to design a device with these previous characteristics.

Is there any advice on this?

Thank you in advance for your answer.

Best ,

Julian

  • 0
    TI__Guru**** 161600 points
    Hi Julian,

    The K2G has the following audio interfaces:
    Three Multichannel Audio Serial Port (McASP) Peripherals

    Transmit and Receive Clocks up to 50 MHz
    Two Independent Clock Zones and Independent Transmit and Receive Clocks per McASP
    Up to 16-, 10-, 6-Serial Data Pins for McASP0, McASP1, and McASP2, Respectively
    Supports TDM, I2S, and Similar Formats
    Supports DIT Mode
    Built-In FIFO Buffers for Optimized System Traffic

    Multichannel Buffered Serial Port (McBSP)

    Transmit and Receive Clocks up to 50 MHz
    Two Clock Zones and Two Serial-Data Pins
    Supports TDM, I2S, and Similar Formats

    For further information on what are these interfaces capable of, see Section 11.9 Multi-Channel Audio Serial Port (McASP) and Section 11.10 Multi-channel Buffered Serial Port (McBSP) of the 66AK2G02 TRM.

    The DSP core has the following features:
    C66x Fixed- and Floating-Point VLIW DSP Subsystem at up to 600 MHz

    Fully Object-Code Compatible With C67x+ and C64x+ Cores
    32KB of L1 Program Memory
    32KB of L1 Data Memory
    1024KB of L2 Configurable as L2 RAM or Cache
    Error Detection for L1 Program Memory
    ECC for L1 Data Memory
    ECC for L2 Data Memory

    You can see the audio examples in the RTOS and all the additional libraries here:
    www.ti.com/.../toolssoftware

    Best Regards,
    Yordan
  • 0
    TI__Guru* 84865 points
    Hi Julian
    In addition to the guidance provided by Yordan on K2G device and features, please also see the following page on ti.com
    www.ti.com/.../overview.html

    This has a good overview and link to various resources available for evaluation, design and training.

    Let us know if you have follow up questions.
    Regards
    Mukul