DRA767P DDR3L DQ pin assignment suggestion for two 96-Ball FBGA DDR3L

James Austrial

Expert 4130 points

As you know we can swap data pins in the same byte lane.

Below is the pin assignment of J6P EVM, we can see it swaps some DQ pins on EMIF1 for better layout.

Is there any suggestion like this for two 96-Ball FBGA DDR3L on each EMIF?

over 7 years ago

0 Yordan Kamenov over 7 years ago

TI__Mastermind 42515 points

Hi James,

The pin swapping depends on the design of your board. Also note that such things as designing board layout is out of scope of the E2E forum.

Regards,
Yordan

0 Stanislav Stilyanov over 7 years ago

TI__Mastermind 18820 points

Hi James,
- You can swap 2 entire byte lanes
- You can swap bit positions within a byte lane as shown on yoir screenshot.

Regards,
Stan

0 James Austrial over 7 years ago in reply to Stanislav Stilyanov

TI__Expert 4130 points

Hi

It looks to me TI didn't have such layout study/design before.
I close the thread here.

Processors

Processors forum

DRA767P DDR3L DQ pin assignment suggestion for two 96-Ball FBGA DDR3L