Dear Champs,
I didn't find an explicit statement about the DDR3 Clock to Address and Control signals or Data signals.
However since clock is in the net class of Address and Control signals I assume the Table 7-34 in the datasheet of DRA712 is all that needs to be respected. So max skew between clock and address control signals would be 29ns (CARS32) in case only one DDR3 memory is attached. Please confirm.
I'm a bit confused about CARS31 and CARS315 in table 7-34 which should specify the max. trace length.
For CARS31 it's 500ps for CARS315 it's 1020ps. I assume CARS31 is Manhattan distance and CARS315 is the 'real' distance. However the note A. says: 'Assuming A8 is the longest, CALM = CACLMY + CACLMX + 300 mils. The extra 300 mils allows for routing down lower than the DDR3 memories and returning up to reach A8.'
So what's the maximum length I should use for DDR3 CLK and Address control lines? Is it the 1020ps or the 500ps + 300 mils?
Thanks and regards,
one and zero