Hi,
My cusotmer is working on an FPGA DMA interface between the FPGA SRAM and the TMS320C6713B EMIF. They have SRAM inside the FPGA. They would like to use the DSP's SBSRAM.
“TMS320C6000 DSP External Memory Interface (EMIF) Reference Guide” page 56~57 show SBSRAM Read and SBSRAM Write for C670x EMIF and page 84~85 show SBSRAM Read and SBSRAM Write for C671x. The difference is with the former SBSRAM style, the DSP will generate address and with the latter SBSRAM style, the FPGA will generate address. They prefer to let the DSP generate the address, but they are using the C6713. It seems that they have to let the FPGA generate the address. Is this correct?
Why do these two DSPs have different SBSRAM styles? What is the advantage to let the FPGA generate address?
Thanks!
Dan