Part Number: DRA756
1. Can the PMIC power I/P (all smps i/p) be 5V instead of 3.3V ? In EVM design the PMIC smps i/p is powered by 3.3V.
Do you foresee any issue with this approach ? Our voltage I/P is 5V instead of 12V like the J6 EVM, so wanted to know whether PMIC I/P can be 5V instead of 3.3V.
2. Sysboot signals are Multiplexed with VOUT3. Will the pull up/pull down resistors for boot configuration cause any issue in the VOUT I/F ? Or is it better to do it through external bus switch ?
3. CMOS Battery Backed RTC Implementation in DRA756 or PMIC - Is there any app note related to this?
4. Can we configure any GPIOs as Interrupts in DRA756? or Is there any specific ones that alone can generate interrupt?
5. Is there any Errata for DRA756 Rev B ? If so, Could you pls share it with us?