Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 101 subscribers
  • Views 474 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

The SPI0 clock outs signals at offset

Harikrishnan R S
Expert 1670 points
Part Number: TMDSLCDK6748

The SPI0 clock outputs a 3.7Vpp signal of 25MHz frequency even at offset. 

I have posted the SPI0 CLK signal output (when CLK signal is provided) in one of the earlier posts. 

https://e2e.ti.com/support/dsp/tms320c6000_high_performance_dsps/f/115/p/653205/2400921#2400921