This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA3MV: Power Down Sequence for TDA3x

Part Number: TDA3MV

Hi,

Let me talk about Power down Sequence of TDA3x and TPS65917

We see TDA3x Section Note3 of Figure 5-2 in Datasheet.

=================
If vddshv* are used as 3.3V, they can start ramping down no sooner than 100µs after PORz low assertion and must ramped
down before vdd_dspeve. If all vddshv_* are 1.8V, then neither vdd_dspeve or vdd should start ramping down no sooner than 100µs
after PORz low assertion.
=================

But Figure8 of this application note mention that it seems same timing between RESET_OUT and REGEN1(GPIO_3).

www.tij.co.jp/.../litabsmultiplefilelist.tsp

These timing are difference.
Is it no probrem ??

and My customer are planning this system.

Best Regards
Hiroyasu