• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 100 subscribers
  • Views 770 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RTOS/AMIC110: ARM internal RAM usage

Sung-IL
Mastermind 31440 points

Part Number: AMIC110

Tool/software: TI-RTOS

Dear Champs,

I'm promoting AMIC110 for industrial communication module, but the issue is external DDR memory.

I found there is 64KB OCM memory in ARM core block in addition to 64KB L3 OCMC RAM in below blocks.

Could you please let me know if user can use this 64KB OCM memory? if so, how they can use it? I could not find any memory map for it.

64KB L3 OCMC RAM is not enough for customer's usecase, and thus it should be helpful if user can use this 64KB OCM memory.

Target OS should be TI RTOS.

Thanks and Best Regards,

SI.

  • 0
    TI__Guru**** 393215 points
    The RTOS team have been notified. They will respond here.
  • 0 in reply to Biser Gatchev-XID
    TI__Mastermind 43296 points
    Hi SI.

    You may refer to the amic11x_onchip_mem_app.xdt from PRU-ICSS-EtherCAT DDR-less implementation (software-dl.ti.com/.../index_FDS.html ) on AMIC110 to see how the on-chip memory are used. In addition to the 64KB RAM you pointed, there is 8K memory in M3 core can be used as well.

    SRAM_LO (RWX) : org = 0x402f0000, len = 0x400
    SRAM_HI0 (RWX) : org = 0x402f0400, len = 0x5000 /* .bss */
    SRAM_HI1 (RWX) : org = 0x402f5400, len = 0x1A000 /* .text ... ARM.exid */
    SRAM_HI2 (RWX) : org = 0x4030F400, len = 0xC00 /* eeprom */

    SRAM_CM (RWX) : org = 0x44d00000, len = 0x4000 /* MMU table; Cortex-M3 unified RAM */
    SRAM_DM (RWX) : org = 0x44d80000, len = 0x2000 /* .stack; Cortex-M3 DRAM */

    Regards,
    Garrett