This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA2EXEVM: QSPI usage

Part Number: TDA2EXEVM

Hi,

I am using TDA2Ex SoC. 

As mentioned in TRM, there are two QSPI parts: QSPI_ADDRSP0 (Config port) and QSPI_ADDRSP1(memeory mapped port).

My understanding is QSPI_ADDRSP0 can be used to configure, write to flash.

but I am unable to understand the use of QSPI_ADDRSP1.

How does it help memory mapping, etc.

Looking forward for the response.

Thanks in advance,

Priyanka Zadge

  • Hi Priyanka,

    QSPI_ADDRSP1 allows to view a QSPI flash contents  in a CPU address space similarly to NAND or NOR flash memories.

    This address space is located at:

    QSPI_ADDRSP1  |  0x5C00_0000-0x5FFF_FFFF  |  64 MiB  |  QSPI CS0/CS1/CS2/CS3 space (Maddrspace 1)

    I don't have much experience with that though.

    Regards,

    Stan

  • Hi Stan,

    [QSPI_ADDRSP1 allows to view a QSPI flash contents in a CPU address space similarly to NAND or NOR flash memories.]: meaning, this part of QSPI is useful to see the contents of external flash only, correct?

    Regards,
    Priyanka
  • Yes, but QSPI is most useful with flash memories.
    If you need SPI as a control interface, better option is the MCSPI peripherals of TDA2.

    Regards,
    Stan
  • Hi Priyanka,

    In additional to what Stan said QSPI can operate in two modes: Memory mapped Mode and Config mode. QSPI_ADDRSP0 is used while operating in config mode and QSPI_ADDRSP1 in memory mapped mode. Memory mapped mode allows user to read QSPI as a flat memory similar to DDR/OCMC.
    You can search for SOC_QSPI_ADDRSP1_BASE and SOC_QSPI_ADDRSP0_BASE in <pdk>\packages\ti\boot\ folder to see how both spaces are used.

    Regards,
    Rishabh