This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

VPIF inteface



 

Summary:

1.      CMOS Camera configurable as 8 or 10 bit is interfaced on VPIF to receive raw data.

2.      While configuring camera as 8 bit : camera can O/P data on 8  MSB line (D2 toD9 )rather than on first 8 bit on LSB(D0 to D7).

3.       If VPIF driver configured as 8 bit receive, we see it takes data on LSB(D0-D7).

 

To over come the above Issue:

Presently the VPIF driver is configured to receive 10 bit and once the data available at the SDRAM after the DMA, we are shifting right by 2 and make it as useful 8 bit data,  which is over head on CPU(for  60fps with 1248x1024 resolution).

 

Support:

 

1.       To overcome this do we have any option to modify the VPIF driver to collect the data on the MSB(8bit) while it is configured as 8 bit receive.

or

2.       Is there a possibility to do the shifting right by 2 at the vpif driver(configured to receive ) before doing DMA to SDRAM.