This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRA756: DRA756

Part Number: DRA756

Hello,

What are the ways of controlling the Coretx-M4 core in the IPUx subsystem through an application running on the MPU Cortex-A15 ?

In my application, I am trying to implement a fail-safe mechanism, where the A15 core is alerted if the M4 core fails.

How can I implement such a mechanism?

As an additional information, I will be running Linux on the A15 cores and RTOS on the M4 core. I will boot M4 core first using the Early Boot and Late Attach mechanism.

Thanks in Advance,

Mandar