• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 97 subscribers
  • Views 586 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

NAND ECC generation

Ryan Harris93
Prodigy 10 points

Hello, I have a board with a DRA457 that has a Micron MT29F4G08ABA (4Gbit).

My question is what algorithm (and bit correction) does the hardware ECC use to generate the OBB ECC data?

I can see at OOB/Spare offset 0x02 there are 10 bytes for the page of 2048 bytes.

Thank you.

  • 0
    TI__Guru 57737 points
    Ryan,

    CRC 32 polynomial is used for CRC calculation. It is listed below for reference (the xN notation means to the power of N):
    ×2 + ×26 + ×23 + ×22 + ×16 + ×12 + ×11 + ×10 + ×8 +×7 + ×5 + ×4 + ×2 + × + 1

    Regards,
    Kyle