This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi all.
It is currently under development using the DM8148.
Is it correct to connect VDDQ_1V5 in DDR3 termination circuit to RDK circuit diagram?
What is VDDQ_1V5 for?
The DM388 CSK schematic shows the DDR3 termination connected to DGND.
thank you.