TIDL host mulation log

Koichi Saito

Hi,

Here is a log of TIDL 01.00.00.00 testvector running in host emulation. Its configuration file is tidl_config_jseg21_tiscapes.txt.

What is meaning of each column for (1) - (11) ?
I could not find the explanation in doc.

---
Processing config file ..\testvecs\config\infer\tidl_config_jseg21_tiscapes.txt !
...
Layer    1 : Max PASS :    15301 :    15301 Out Q :      254 ,    43861, TIDL_BatchNormLayer, PASSED #MMACs =     1.57,     0.00,     1.57, Sparsity :   0.00, 100.00
Layer    2 : Max PASS :    45516 :    45516 Out Q :    17037 ,    45694, TIDL_ConvolutionLayer, PASSED #MMACs =   314.57,   106.95,   121.63, Sparsity : 61.33, 66.00
Layer    3 : Max PASS :    26380 :    26380 Out Q :     9253 ,    26483, TIDL_ConvolutionLayer, PASSED #MMACs =   301.99,    43.65,    56.10, Sparsity : 81.42, 85.55
   ...
---
Layer (1) : Max PASS :    (2)   :    (3)   Out Q :     (5) ,    (6) , TIDL_xxxxLayer       , PASSED #MMACs =   (7)   ,    (8) ,    (9) , Sparsity : (10) , (11)

Best regards,
Saito

over 7 years ago

0 Praveen Eppa1 over 7 years ago

TI__Genius 17580 points

Hi Satio,

Please refer to FAQ 14 in the user guide. Most of the information is not relevant to the user, so only required information is provided in the FAQ 10 and 12 in the user guide.

Thanks,
Praveen

0 Koichi Saito over 7 years ago in reply to Praveen Eppa1

TI__Intellectual 2525 points

Hello Praveen,

Thank you for your reply.

Can you please clarify meaning of (1)-(11) in more detail ?

I would like to know what is difference between (5) and (6) in Out Q, (7) (8) (9) in MMACs and (10) (11) in Sparsity.

Best regards,

Saito

0 Praveen Eppa1 over 7 years ago in reply to Koichi Saito

TI__Genius 17580 points

Hi Satio,

As explained in the user guide most of this information is for debug purpose and not relevant for user. More over these prints are not up to date, so we are planning to remove these prints in the future release.

Thanks,
Praveen

Processors

Processors forum

TIDL host mulation log