I am in the process of matching the DDR2 memory trace lengths and have a question about the relationship of the CK/ADDR_CTRL and the DQS/DQ group signals. I have used the SPRAAC5G application note as a guideline, but do not see any requirement between the CK clock and the DQS data strobe documented. Is there none?
There is a TDQSS timing relation requirement in the Micron and Samsung DDR2 datasheets:
"DQS rising edge to CK rising edge (Micron)" or "DQS latching rising transitions to associated clock edges (Samsung)"where the CK has to be matched to the DQS strobes by 0.25CK
Is this covered by the guideline presented in the SPRAAC5G application note?