This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3352: DDR3 configuration

Part Number: AM3352

Hi,

In one of our new designs we are using AM3352 with MT41K64M16TW-107 IT:J DDR3 Chip the PMIC is TPS65217DRSLT.

As per the AM335x EMIF Configuration tips we have tried to configure the emif but found the ram only tunning @ 100Mhz

Specs are as follow

  1. AM3352 clocked @20Mhz oscillator.
  2. DDR3L with 1.35v required operation @clock of 400Mhz.

Request TI to provide the Optimum values for the register settings.

Data sheet of the ram is in the below link

Regards,

Manu.

  • Note the clock value is 24Mhz .
  • Hi Biser,

    Yes we did follow the procedures detailed in the DDR3 timing on beagleboard reference link.


    Regards,
    Manu.
  • How did you reach the conclusion that the DDR is running at 100MHz? DDR3 memories cannot operate at frequencies <303MHz.
  • Hi Biser,

    We have connected the AM3352 via Blackhawk usb 560V2 emulator and in the gel file DDR_PLL_Config( CLKIN, 23, 100, 1); when set we see

    ***************************************************************
    The Slave Ratio Search Program Values are...
    ***************************************************************
    PARAMETER MAX | MIN | OPTIMUM | RANGE
    ***************************************************************
    DATA_PHY_RD_DQS_SLAVE_RATIO 0x072 | 0x003 | 0x03a | 0x06f
    DATA_PHY_FIFO_WE_SLAVE_RATIO 0x3ff | 0x000 | 0x1ff | 0x3ff
    DATA_PHY_WR_DQS_SLAVE_RATIO 0x078 | 0x00a | 0x041 | 0x06e
    DATA_PHY_WR_DATA_SLAVE_RATIO 0x0b6 | 0x046 | 0x07e | 0x070
    ***************************************************************
    rd_dqs_range = 0
    fifo_we_range = 0
    wr_dqs_range = 0
    wr_data_range = 0

    Optimal values have been found!!

    ***************************************************************
    The Slave Ratio Search Program Values are...
    ***************************************************************
    PARAMETER MAX | MIN | OPTIMUM | RANGE
    ***************************************************************
    DATA_PHY_RD_DQS_SLAVE_RATIO 0x072 | 0x003 | 0x03a | 0x06f
    DATA_PHY_FIFO_WE_SLAVE_RATIO 0x3ff | 0x000 | 0x1ff | 0x3ff
    DATA_PHY_WR_DQS_SLAVE_RATIO 0x078 | 0x00a | 0x041 | 0x06e
    DATA_PHY_WR_DATA_SLAVE_RATIO 0x0b6 | 0x046 | 0x07e | 0x070
    ***************************************************************

    ===== END OF TEST =====

    for all other values like DDR_PLL_Config( CLKIN, 23, 303, 1) or DDR_PLL_Config( CLKIN, 23, 400, 1) the output is

    ***************************************************************
    The Slave Ratio Search Program Values are...
    ***************************************************************
    PARAMETER MAX | MIN | OPTIMUM | RANGE
    ***************************************************************
    DATA_PHY_RD_DQS_SLAVE_RATIO 0x000 | 0x000 | 0x000 | 0x000
    DATA_PHY_FIFO_WE_SLAVE_RATIO 0x000 | 0x000 | 0x000 | 0x000
    DATA_PHY_WR_DQS_SLAVE_RATIO 0x000 | 0x000 | 0x000 | 0x000
    DATA_PHY_WR_DATA_SLAVE_RATIO 0x000 | 0x000 | 0x000 | 0x000
    ***************************************************************

    ===== END OF TEST =====

    Kindly advice.


    Regards,
    Manu.
  • It looks like you may have some issues with your memory setup. Please follow the recommendations in the link Biser shared earlier and share your GEL file/configuration that you arrived at for the tests:

    You can use this spread sheet to configure your timing registers. This spreadsheet is provided so you can tune the settings based on your preferred memory - processors.wiki.ti.com/.../AM335x_DDR_register_calc_tool.zip

    If you have done all the checks, some other aspects to look at:
    - Verify if the schematic is correct.
    - All the AM335x power supplies are in valid operating range including the DDR memory. Pay special attention to VREF and VTT (if you have one)
    - check if the device is out of reset, DDR3 memory has RESET# go low and high
    - All the DDR3 layout rules in the AM335x data sheet have been followed

    Regards, Siva
  • There is no update on this ticket - please let us know if have any other open issue that needs to be addressed.