• State Resolved
  • Locked Locked
  • Replies 7 replies
  • Subscribers 99 subscribers
  • Views 270 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

C6A816x PCIe documentation and throughput

Stephen Turner
Genius 3476 points

I note that the current technical manual lacks a chapter on the PCIe interface - I assume this will be added soon?.

Also, do you have any numbers on the PCIe throughput , as both master and slave read & write.

thanks

steve

 

  • 0
    TI__Mastermind 25055 points

    Steve,

    An updated version of the TRM will be made available soon that includes additional content, including a chapter on the PCIe interface. 

    Here are some raw throughput benchmark numbers.  In a real application the throughput could be a little less due to SW stack overhead, the response time of the PCIe device on the other side, and application memory bandwidth sharing by the other internal HW components.

    Data Block Size

    Raw Throughput

    1KB

    208MB/s

    2KB

    333MB/s

    4KB

    456MB/s

    8KB

    556MB/s

    16KB

    626MB/s

    32KB

    673MB/s

    64KB+

    700MB/s

    Low throughput numbers for the smaller data block sizes are due to SW and protocol overhead.

    Regards,
    Marc Pyne

  • 0 in reply to MarcPyne
    Genius 3476 points

    thanks for the data.  Is this using 2 lanes and 5GT/s

    -steve

  • 0 in reply to Stephen Turner
    TI__Mastermind 25055 points

    Steve,

    Yes, this is using 2 lanes at 5GT/s.

    Marc

  • 0 in reply to MarcPyne
    Genius 3476 points

    Is this from internal or external memory?.

    The reason I ask, is that the DM642 had some PCI throughput issues - see a post called

    DM64x PCI bus master throughput

    and I want to make sure TI has resolved these with the PCIe interface.

     

    thanks

    steve

  • 0 in reply to Stephen Turner
    TI__Mastermind 25055 points

    Steve,

    The source is DDR[0].

    I am looking into the PCI Bus Master Throughput issue, but PCIe is very different from PCI from both a hardware and protocol perspective, so I don't expect that there would be the same issue in these devices.

    Regards,
    Marc

  • 0 in reply to MarcPyne
    Prodigy 200 points

           Hi
           
            We are looking for ARM Development Kit which has PCI Express interface
            and Android support ?
           
            We found from online search, DM816x has this support:
           
            http://www.windowsfordevices.com/c/a/News/TI-TMS320DM8168-and-TMS320DM8148-DaVinci-chips/
           
            But seems like the platform doesn't have Android support as of now. But
            from the above link, it states will be available from 2nd Quarter of
            2011.
           
            Is there any existing Android Support ARM EVM kit with PCI Express
            Interface ?
           
            Thanks for your information in advance.
           
            Thanks,
            Vijaydeep.G

  • 0 in reply to vijay deep
    TI__Mastermind 25055 points

    Hello,

    Please refer to this link for the AM389x devices:

    http://focus.ti.com/docs/toolsw/folders/print/androidsdk-sitara.html

    Regards,
    Marc