Hello,
I am trying to enable spread spectrum clocking on an AM3517. The target clock is the LCD pixel clock, derived from DPLL4 (peripheral DPLL) output DSS1_ALWON_FCLK.
Following these steps:
- Write 0x0000 0005 to CONTROL_PER_DPLL_SPREADING (at 0x48002458). This should set SPREADING_RATE to "01", SPREADING_AMPLITUDE to "01" (x6).
- Write 0x0000 0015 to CONTROL_PER_DPLL_SPREADING (at 0x48002458). To set the enable bit.
I expect bit CONTROL_PER_DPLL_SPREADING.PER_SPREADING_ENABLE_STATUS to go high, but it does not.
My questions are:
- What is the function of bit PER_SPREADING_ENABLE_STATUS? Should I expect it to go high?
- If it should, what steps am I missing?
DPLL4 is running using M = 432, N = 12. Status shows as "locked" as expected. Setting DPLL4 into low power stop mode whilst making this change doesn't seem to help.
Thanks.