RTOS/AM5746: Memory management

Kaka

Part Number: AM5746
Other Parts Discussed in Thread: SYSBIOS

Tool/software: TI-RTOS

Hi TI Experts,

Please let me confirm the following question.

[Question]
Would you please provide the documents to explain about how to use/set the AMMU, MMU, Cache and ECC in case of using the TI-RTOS?
Also, please provide the training document for those functions if you prepare.

If you have any questions, please let me know.
Best regards.
Kaka

over 6 years ago

0 Biser Gatchev-XID over 6 years ago

TI__Guru**** 393215 points

The RTOS team have been notified. They will respond here.

0 lding over 6 years ago in reply to Biser Gatchev-XID

TI__Guru* 95265 points

Hi,

For the A15 MMU, the info is: software-dl.ti.com/.../Mmu.html

A15 cache: software-dl.ti.com/.../Cache.html

M4 AMMU: software-dl.ti.com/.../AMMU.html

There is also a training for M4: training.ti.com/.../Running_RTOS_on_Cortex_M4_SLIDES.pdf

You can find the same from the SYSBIOS installation.

Regards, Eric

0 lding over 6 years ago in reply to lding

TI__Guru* 95265 points

Hi,

DDR ECC for these devices and the test case in CSL is described in app note www.ti.com/.../sprac42b.pdf . This eluded to in the CSL examples without good documentation:
software-dl.ti.com/.../Device_Drivers.html

To enable support, SBL can be built using
make all BOARD=idkAM574x SOC=AM574x BOOTMODE=mmcsd DDRECC=yes
make all BOARD=idkAM574x SOC=AM574x BOOTMODE=qspi DDRECC=yes

Regards, Eric

0 Kaka over 6 years ago in reply to lding

Guru 24520 points

Hi Eric,

Thank you for your response.
Would you please teach me the way to enable the DDR ECC in case of building the SBL on CCS?

Best regards.
Kaka

0 lding over 6 years ago in reply to Kaka

TI__Guru* 95265 points

Hi,

We have an example how to create a CCS project to build SBL for AM572x: processors.wiki.ti.com/.../Creating_a_CCS_Project_for_SBL_on_AM572x_GP_EVM

We don't have the same for AM574x here. But you can follow the steps to add the source code for DDR ECC and add some compilation flags. You may look at the makefile for SBL to understand the process and look at the build log (makefile approach) then compare to CCS case what additions you need do.

Regards, Eric

0 lding over 6 years ago in reply to lding

TI__Guru* 95265 points

Hi,

Same applies to AM574x with one major difference in sbl_main.c. The symbol SBL_DDR_ECC needs to be defined.

boardCfg |= BOARD_INIT_UNLOCK_MMR |
BOARD_INIT_MODULE_CLOCK |
BOARD_INIT_PINMUX_CONFIG |
#ifndef SBL_DDR_ECC
BOARD_INIT_DDR |
#endif
BOARD_INIT_UART_STDIO |
BOARD_INIT_WATCHDOG_DISABLE;

The SBL project should link to AM574x specific board library as AM574x has higher DDR speed and supports ECC enable which is not in the AM572x board library.

0 Kaka over 6 years ago in reply to lding

Guru 24520 points

Hi Eric,

Thank you for your support! I could be enabled the ECC function without any error on CCS.(maybe).

Best regards.
Kaka

Processors

Processors forum

RTOS/AM5746: Memory management