We buy 4 evm6472 for development. We are working with DUAL_EMAC example that comes with the CSL. With the network analyzer WIRESHARK only see packets transmitted by emac0. The emac1 not transmit and not receive packets. Any help will be appreciated.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
We buy 4 evm6472 for development. We are working with DUAL_EMAC example that comes with the CSL. With the network analyzer WIRESHARK only see packets transmitted by emac0. The emac1 not transmit and not receive packets. Any help will be appreciated.
Thank you very much for responding so quickly.
Table 3-1 (Fixed Configuration) TMDSEVM6472_UserGuide.pdf file specifies that the EMAC1_EN(GP05) is "1" by default.
If I never changed, could be in the low state "0"?. How I can check?. If the current is low "0", how I can change?, Since the GP05 pin is connected to the FPGA.
Moreover, your suggestion would seem appropriate because the emac1 never "UP" the physical link.
regards
Ruben
nmin thank you very much again for your response. I checked the DEVSTATE in the menu of CCSv4 Scripts-> Device Configuration-> check_DEVSTAT and then detailed the results shown in the console output:
DEVSTAT = 0x00818363
DDR2 Mem Controller pins = enable.
CFGP[2:0] = 0.
SYSCLKOUTEN pin = SYSCLK4 mode.
UTOPIA/EMAC pins = EMAC pins enable.
RGMII Interface Selected.
RGMII Interface Selected.
Endianness = little endian.
Bootmode = Master I2C boot for 51
Here also detailed the general configuration of EVM6472. In the menu of CCSv4 Scripts-> Device Configuration-> check_device_configuration and then detailed the results shown in the console output:
PLL1 Controller Configuration
PLL1 Controller is in PLL mode.
PLL multiply value = 25.
CPU frequency = 625.0 MHz.
PLLDIV10 =
enable
divide by 3,
SYSCLK10 frecuency = 208.3333 MHz.
PLL2 Controller Configuration
PLLDIV1 =
enable,
divide by 2,
SYSCLK1 frequency = 250.0 MHz.
DEVSTAT = 0x00818363
DDR2 Mem Controller pins = enable.
CFGP[2:0] = 0.
SYSCLKOUTEN pin = SYSCLK4 mode.
UTOPIA/EMAC pins = EMAC pins enable.
RGMII Interface Selected.
RGMII Interface Selected.
Endianness = little endian.
Bootmode = Master I2C boot for 51
I hope that this information would be useful to be able to help me.
Regards.
Ruben