This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PROCESSOR-SDK-C665X: DP83867E strap pin configration for C66x boot

Expert 8760 points
Part Number: PROCESSOR-SDK-C665X
Other Parts Discussed in Thread: DP83867E

Hi team,

My customer is going to use DP83867E as the ethernet phy for C66x.
The customer wants to use the ethernet boot sequence for C66x boot.
The customer has following question.

  In case of DP83867E, it is possible to set it by "Strap Pin".
  Is it possible to make DP83867E setting for C66x Ethernet boot only with "Strap Pin" setting?

Please let me know.

Best regards,
Fumio Nakano

  • Fumio,

    Yes, the DP83867E is capable of being configured using pin strapping and this will support booting from Ethernet.  Please refer to section 8.5.1 of the DP83867E datasheet.  Note that the PHY configuration pins allow for a 4-level configuration such that you can have more configuration states as discussed in this section.  There is an additional applications note Configuring Ethernet Devices with 4-Level Straps application report (SNLA258) at www.ti.com/.../snla258a.pdf which should be referenced.  This applications note shows the calculations which must be considered when internal pull resistors are active on the same pins in the MAC, if connected.  You will need to consider the internal pull resistors that are active when the C665x DSP is in reset.

    Tom

  • Hi Tom-san,

    Thank you for your quick reply.
    Your answer is very helpful.
    Thank you!!

    Best regards,
    Fumio Nakano