• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 97 subscribers
  • Views 477 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Linux/AM4377: AM4377 with 10G phy

user5876110
Prodigy 80 points
Part Number: AM4377

Tool/software: Linux

AM4377 is connected to switch fabric via RGMII interface in our design. 1G integrated PHY is connected AM4377 via other RGMII interface of CPU. 10G integrated phy PHYs are connected to Switch Fabric via XFI interfaces. Switch Fabric , 1G PHY and 10G PHYs are connected to same mdio bus of CPU. We can configure switch Fabric and 1G integrated phy correctly. We can also access registers of 10G phys via mdio bus using the clause 22 access to clause 45 method(In direct method). But sometimes we can not read correct value of registers. When I view the bus with osciloscope, When I try to read 10GPhys, there is corruption on the mdio lines which tries to read registers sequentially via incremeting adress by one by. However we couldnt find the source of it.
Best Regards
Kadir Köse

  • 0
    TI__Guru**** 393215 points
    Hi,

    I'm sorry, EMAC-to-switch connection is an use case which is not supported by TI. We cannot help on this issue.
  • 0 in reply to Biser Gatchev-XID
    Prodigy 80 points

    When Davinci MDIO is enabled, it always tries to read registers sequentially via incrementing address by one by.  Is this normal?

  • 0 in reply to user5876110
    TI__Mastermind 40130 points
    Hi,
    If I understand your question about polling, what you are describing is normal operation to poll the MDIO bus. For further information please refer to this section in the TRM, in the section is a statement about the polling that happens when enabled.

    15.3.8.2 Functional Description

    The MII Management I/F will then continuously poll the link status from within the Generic Status Register of all possible 32 PHY addresses in turn recording the results in the MDIO link register.

    Please also note the previous post from TI indicating that TI will not be able to support driver questions about connecting to external switch. That said that while TI is not able to help with this use case I would recommend using a site search of the e2e.ti.com forum for some possible suggestions on additional questions. A site search in case you are unfamiliar can be performed from a google search like this,

    site:e2e.ti.com switch

    Best Regards,
    Schuyler
  • 0 in reply to Schuyler Patton
    TI__Mastermind 40130 points
    This is duplicate thread to the one below, I am closing this one and marking resolved.

    e2e.ti.com/.../758338

    Best Regards,
    Schuyler