This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DM365 GIO interrupt pins multiplex problem

I am currently putting together the hardware for an IP camera type design and have run into a problem, of the 16 GIO interrupts available on the DM365, 15 of them are multiplexed with the MII lines used by the EMAC leaving only 1 interrupt free. Unfortunately I require around 10 interrupts so I have a bit of a problem.

The BINTEN register allows you to select the GIO bank that will be used to trigger interrupts, but at the moment you can only select bank 0.

Was this a design oversite by TI, and is there any way you can select other banks or is there another way around this problem?

Thanks

Andrew

  • Andrew,

    Unfortunately, this appears to be the case although we have put in requests to have this fixed in the next silicon rev if possible.

    In the mean time, the following may help

    Interrupts coming in from PWRCTRIO[2:0] (not PWRCTRO[2:0] ) GPIO PINS can use these 3 interrupts and are mapped in the AINTC AS int#56, #57, #58 as noted in the ARM INT Table for those pins when used as GPIOs from the PRTCSS perspective.   Interrupt 29 is used for the RTC specific signals and interrupt #56/57/58 are used for PWRCTIO[2:0] gpio signals.

  • Juan,

    I try to enable interrupt 56 for PWRCTRIO0

    1. Set the ARM_INTMUX to have PWRGIO0 interrupt for INT56
    2. Set the PWRCTRIO0 as an input for PWRTCSS module.
    3. Assign interrupt handler for 56 and enable it.

    But unfortunately cannot see any interrupt. Could you let me know what step did I miss?

    Thanks,

  • Were you able to make it work successfully?

    Any piece of code or example would be really appreciated!

     

    I tried to set the GIO_DIR PRTCSS register to input and then read it but the BUSY flag remains active (always busy). It's very annoying...

    Control:              0x01C69004    0x00F00002    0x02 = GIO_DIR address
    Set GIO_DIR:    0x01C69008    0x00000000

     

    Also what is the frequency limit of interrupts we can have? Is 24Mhz ok? Or that represents too many interrupts?

  • im now also no luch about prtcss interrupt .

    but i had seen

    https://e2e.ti.com/support/dsp/davinci_digital_media_processors/f/100/p/42170/148608.aspx#148608

    and hope it help me.