Tool/software: TI-RTOS
Now I am researching the document "ICSS EMAC LLD developers guide"
I have several questions as follow:
1. in the Rx Data Path, when the received packets are copied from PRU to L3 Memory, PRU's then assert an interrupt to tell the Host about the presence of a packe. What mechanism does PRU adopt to avoid corruption and does not write over the memory till the packet is copied by the Host.
2. in the Tx Data Path, API ICSS_EmacTxPacketEnqueue which performs the actual task of copying data from DDR to L3 and signals the PRU to transmit the data. How to implement that the ARM host signals the PRU to transmit the data?
3. from this guide, I know PRU write its received pockets to the L3 OCMC RAM, and read sending pocket from the L3 OCMC RAM. does it read and write the L3 though the OCP Master port?