This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM5708: AM5708 Silicon revision 2.0 and 2.1 differences

Part Number: AM5708

In TRM, AM570x is shown with two version. Version one is shown as compatible/shared with AM571x(dev board has this version) and version two is shown alone.

 

  1. Can I say, at some point AM571x and AM570x shared same silicon revision SR2.0. Later AM5708 changed to silicon revision 2.1 (we have this version)
  2. Where we can understand the differences between AM70x SR2.0 and  SR2.1) 
  • Hi Vigneswaran,

    1. Yes. But note that AM570x SR2.0 and AM571x SR2.0 are still different devices with different features.

    2. In AM570x Silicon errata.

    www.ti.com/.../sprz436e.pdf

    Regards,
    Pavel
  • software-dl.ti.com/.../How_to_Guides_Linux_Porting_Guide_AM571x_AM570x_Speed_Grades.html

    In the above link it is told

    "The AM570x series also include a "J"speed grade that is different than the "X"speed grades for the AM572/1X. If one of these devices is being used on the custom board, U-Boot and Linux need to be changed to account for this difference."

    We are using AM5708. In that case what is the modification we need to do in hw_data.c. The crystal used is 19.2MHz.
  • Vigneswaran,

    What frequency you need for your AM5708xJ MPU? This MPU can run up to 1000MHz/1GHz. If you need this 1000MHz/1GHz max speed, u-boot is already set it up, no need to change the code.

    u-boot/arch/arm/mach-omap2/omap5/hw_data.c

    struct dplls dra7xx_dplls = {
    .mpu = mpu_dpll_params_1ghz,
    .core = core_dpll_params_2128mhz_dra7xx,
    .per = per_dpll_params_768mhz_dra7xx,
    .abe = abe_dpll_params_sysclk2_361267khz,
    .iva = iva_dpll_params_2330mhz_dra7xx,
    .usb = usb_dpll_params_1920mhz,
    .ddr = ddr_dpll_params_2128mhz,
    .gmac = gmac_dpll_params_2000mhz,
    };

    /* OPP NOM FREQUENCY for OMAP5 ES2.0, and DRA7 ES1.0 */
    static const struct dpll_params mpu_dpll_params_1ghz[NUM_SYS_CLKS] = {
    {250, 2, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 12 MHz */
    {500, 9, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 20 MHz */
    {119, 1, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 16.8 MHz */
    {625, 11, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 19.2 MHz */
    {500, 12, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 26 MHz */
    {-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 27 MHz */
    {625, 23, 1, 1, -1, -1, -1, -1, -1, -1, -1, -1}, /* 38.4 MHz */
    };

    u-boot/board/ti/am57xx/board.c

    void hw_data_init(void)
    {
    *prcm = &dra7xx_prcm;

    *dplls_data = &dra7xx_dplls;
    *ctrl = &dra7xx_ctrl;
    }


    Check also if below e2e thread will be in help:

    e2e.ti.com/.../756609

    Regards,
    Pavel