Other Parts Discussed in Thread: TPS51200
Hi,
in LCARD design, DDR Domain of DRA71x is powered by TPS65919, DDR system is powered by TPS51200.
The GPIO_5 of TPS65919 is used to control the output enable of TPS51200. Do we have the timing diagram containing the this GPIO?
Can we just use this GPIO5 of TPS65919 as the output enable control of DDR-VTT?
Thanks.