• State TI Thinks Resolved
  • Locked Locked
  • Replies 7 replies
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 373 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3352： Timing Conditions in the latest Datasheet

Kanae
Guru 10105 points
Part Number: AM3352


Hi Sitara support Team,

I would like to confirm about the maximum value (10 or 5 ns) of the following signal transition time.

- DCAN Timing Conditions
- DMTimer Timing Conditions
- JTAG Timing Conditions
- LCD Controller Timing Conditions
- UART Timing Conditions
- UART (PRU-ICSS)Timing Conditions

Q1. What is the background to add the specified max values ??in the latest datasheet?

Q2. Will it cause a malfunction even with a monotonically increasing signal of 1 ms?

Q 3. If it must be complied with the specified max values,
        can you suggest the countermeasure plan?

Q4. Is the max value same in 3.3V and 1.8V supply?

I need to explain them to my customer who thinks that the max values are unreasonable
to guarantee the design with ordinary logic ICs.


Best regards,
Kanae

  • 0
    TI__Genius 15920 points
    Kanae-san,

    We should be able to get you an answer early next week.
    Thanks for you patience !
  • 0 in reply to melissaw
    Guru 10105 points

    Hi Melissaw,

    Thank you for your support!
    I need to explain them to my customer ASAP.
    Please give me the each answer as soon as you have confirmed.

    Best regards,
    Kanae

  • 0 in reply to Kanae
    Guru 10105 points
    Hi Melissaw,

    Thank you for your support.
    I have additional questions in the datasheet.
    What is the reason and the background for defining the minimum value
    for the following items?

    -Table 7-1. DCAN Timing Conditions "Output load capacitance"
    -Table 7-4. DMTimer Timing Conditions "Output load capacitance"
    -Table 7-73. JTAG Timing Conditions "input signal rise / fall time"
    -Table 7-73. JTAG Timing Conditions "Output load capacitance
    -Table 7-76. LCD Controller Timing Conditions "input signal rise / fall time"
    -Table 7-76. LCD Controller Timing Conditions "Output load capacitance"

    I have to explain them to my customer in this week.
    Please let me know the scheduled date of the answer at least.

    Best regards,
    Kanae
  • 0 in reply to Kanae
    TI__Genius 15920 points
    Hi Kanae-san,

    I’ve been working to get this information. However, a number of team members are on holiday this week for Spring Break. I expect to have an response by Tuesday next week.

    Regards,
    Melissa
  • 0 in reply to melissaw
    Guru 10105 points


    Hi Melissa,

    Thank you for your reply.
    I would like to have your answers on Tuesday,19-March.
    If you have any information for this matter, please let me know ASAP.

    Best regards,
    Kanae

  • 0 in reply to Kanae
    TI__Genius 15920 points

    Hi Kanae-san,

    I have discussed this with the field team offline. Please contact them for more details.

    Regards,
    Melissa

  • 0 in reply to melissaw
    Guru 10105 points

    HI Melissa,

    Thank you for your support.
    I will contact them.

    Best regards,
    Kanae