Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3356: Delay time of MDC high to MDIO valid

Guru 15510 points
Part Number: AM3356

Hi,

My customer have a question about description of latest AM335x Datasheet(Rev.K).

The customer are pointing out that the delay time (Max) in Table 7-10
"Switching Characteristics for MDIO_DATA" does not match Figure 7-5.
Bcause if MDIO_CLK is 2.5MHz(400ns), max delay time will be 190[ns]
but in Figure 7-5 it seems that the max point is about 300[ns] from MDC high.

By the way, is max delay time in Table 7-10 correct?
Because when the customer checked the delay time on their board, it was over than (P*0.5)-10[ns].

best regards,
g.f.

  • Hi,
    I’m looking into this...I’ll have something for you tomorrow.
  • Hello G.F.,
    Sorry for the delay, it took some time for me to gather all the required data and align with our internal teams.

    Based on the results of these conversations, it appears that the MDIO diagram as reproduced in the datasheet is incorrect. The MDIO interface will be changed in the next version of the datasheet to reflect the following:

    Td (MDC-MDIO) | "Delay Time: MDC Low to MDIO Valid" | MIN: -150ns MAX:150ns

    Please note that the timed edge has changed from rising edge to falling edge.