• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 99 subscribers
  • Views 551 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM6548: PPS Sync/Loopback

Barend Ungrodt
Intellectual 1420 points

Part Number: AM6548

Hi Processors Team,

My customer needs to take advantage of the PPS functionality of the AM6548. We have pointed them to the below table for pinmux instructions, however they also require an input pin for PPS Sync. I see that MCU_CPTS0_HW1TSPUSH, MCU_CPTS0_HW2TSPUSH, and MCU_CPTS0_RFT_CLK are all listed as input pins, but I don't know which would be recommended for a PPS sync/loopback application.

Tangentially, is NAVSS0_CPTS0 an option for PPS? To me it looks like it's just inter-processor communication, but I'd like to verify that that is the reason it can't be used.

Thanks,
Barend

  • 0
    TI__Guru** 109450 points
    Hello Barend,

    Take a look at the Time Sync chapter of the AM654x TRM, specifically the "SoC Time Sync Architecture" figure of "Time Sync and Compare Events" > "Time Sync Architecture".

    CPTS0_HW1TSPUSH, CPTS0_HW2TSPUSH, MCU_CPTS0_HW1TSPUSH, and MCU_CPTS0_HW2TSPUSH can all be used as input pins for PPS Sync. MCU_CPTS0_HW1TSPUSH and MCU_CPTS0_HW2TSPUSH are direct inputs to the HWPUSH inputs of the CPTS in the MCU_CPSW, but all 4 input signals are also inputs to the Time Sync Router. The Time Sync Router can route PPS signals to HSPUSH inputs in any CPTS in the processor (NAVSS_CPTS, PCIE_CPTS, or CPSW_CPTS). It can also route PPS signals to any of the ICSSGs. So NAVSS0_CPTS0 is an option for PPS if that fits the customer's use case.

    Regards,
    Nick