Hi Champs,
One of the customer required below info, please help.
We are trying to analyze low latency systems and see what is the theoretical limit of DM6467 for the same. There are two major bottlenecks that we see in DM6467, Video Capture Port and Video Display Port. The Video port on DM6467 has an internal DMA that transfers the data to/from Video port to DDR memory buffer. From what we understand (Video port User guide) the interrupt indicating the buffer is filled (in case of Capture) and buffer is played out (in case of Display) occurs at every Frame or Field interval boundary. So in case of low latency systems this gives a major bottleneck.
We would like to know is there any way we can program the internal DMA to give interrupts at lesser interval for both Capture and Display.
We see capture path can provide line interrupts in case of RAW capture mode. But this mode is not suitable for systems which have Video Decoder that give output in either BT.656 or BT.1120 mode.
Thanks!!
Regards
Sathish