This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM4372: Power-down sequence

Guru 10165 points

Part Number: AM4372
Other Parts Discussed in Thread: TPS65218D0

Hi Sitara Support Team,

Our customer board will be designed with AM4372 and TPS65218D0,
and our customer needs to know the following questions regarding power down sequence.

1. When an unexpected event such as a power failure occurs,
all voltages (1.1V , 1.2V , 1.8V , 3.3V) ramp down at the same time.
Will it make damaged to AM4372?


2. If the ramp down at the same time is not acceptable on the AM437x's specifications,
What measures you reccomend should be taken to the custom board?

Best regards,
Kanae

  • Hello Kanae,

    here is a pointer to already discussed topic similar to yours.

    Let me know if this is helpful in your case

    Michail


  • Hi Michael,

    Thank you for your reply.

    The link in your post is an example of a discrete power solution,
    but if there is a risk of powering at the same time,
    is there no choice but to choose a discrete power solution configuration?

    Or does this mean that there is no risk of powering down simultaneously
    with the TPS65218D0 and AM4372 configurations?

    Best regards,
    kanae

  • The PFO output on the PMIC can be used to monitor the system supply. Combine the PFO output and the PMIC_POWER_EN output from the SoC with an AND gate to the PMIC so that it can power off the supplies using the correct power sequence.

    Keep in mind the ramp down will not be at the same time. It is dependent on the capacitance and the loads on each supply. Most important is for the PORz line to be pulled low. The PMIC can do this with the above mentioned solution.

  • Hi Ahmad,

    Thank you for your reply.

    I understand that TPS65218D0 has a function to monitor the system supply.

    Best regards,
    Kanae