• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 97 subscribers
  • Views 521 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM4372: Power-down sequence

PAN-M
Mastermind 8375 points
Part Number: AM4372


Hi

This is EVM waveform when AC adopter off which our customer measured.
Yellow:Input, Green: 1.8V, Blue: 3.3V
1.8V and 3.3V are power down at the same time.
Do you not have any problem in this waveform?
The installation device of EVM is TPS65218B1, will the falling timing be improved in D0?

If this this timing is problem, please teach me how the customer should design this.

Best Regards,
PAN-M

  • 0
    TI__Guru**** 393215 points

    Hi,

    From AM437x side, section 5.12.1.3 of the AM437x Datasheet Rev. E states:

    "If it is desired to ramp down VDDS, VDDS_CLKOUT and VDDSHVx [x=1-11] simultaneously, it should always be ensured that the difference between VDDS, VDDS_CLKOUT and VDDSHVx [x=1-11] during the entire power-down sequence is <2 V. Any violation of this could cause reliability risks for the device."

    If this requirement is observed there is no risk for the device.

    PAN-M said:
    The installation device of EVM is TPS65218B1, will the falling timing be improved in D0?

    This is a PMIC specific question, please ask it on the Power Management forum: e2e.ti.com/.../

  • 0 in reply to Biser Gatchev-XID
    Mastermind 8375 points

    Thank you for the answer.

    I think that EVM does not have that circuit, but you say that AM4372 should we added some that circuit?
    Do you have any idea?

    Regards,
    PAN-M