• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 97 subscribers
  • Views 1756 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM6548: Questions about NAVSS

Hope_Chen
Intellectual 1000 points

Part Number: AM6548

Hi, TI engineers

Today  I met some questions when I read the AM654x's datasheet.

As the datasheet said(the blue part as below),

does it means that the NAVSS probably has two function, one is for DMA, the other one is for Interprocessor Communication?

does it have other function as well?

and I can't understand a sentence(the red as below) clearly, would you please make a explanation for me?

Best Regards

Hope Chen

6.9 Interprocessor Communication
6.9.1 NAVSS
NAVSS specifies the data structures used by Texas Instruments standard communications modules to
facilitate direct memory access (DMA) and to provide a consistent application programming interface (API)
to the host software in multi-core devices. The data structures and the API used to manipulate them will
be jointly referred to as NAVSS.
Frequent tasks are commonly offloaded from the host processor to peripheral hardware to increase
system performance. Significant performance gains may result from careful design of the host software
and communication module interface. In networking systems, packet transmission and reception are
critical tasks. Texas Instruments has developed the NAVSS standard, which is aimed at maximizing the
efficiency of interaction between the host software and communications modules.

  • 0
    TI__Guru**** 393215 points

    Hi,

    This has been assigned to a TI engineer, but please note that response may be delayed due to holidays in the USA.

  • 0 in reply to Biser Gatchev-XID
    TI__Guru* 95931 points

    Hope, it can be used for interproc communication, but i would say its main function is moving data (ie DMA).  It can handle many types of data movement, for example to/from peripherals, between processing units (ARM, GPU, etc.), and streaming interfaces, and is designed to interface with many types of DMA (third party DMA, first party DMA, peripheral DMA, embedded DMA, etc.) for both low and high bandwidth applications. 

    The statement in red just indicates that the NAVSS can help offload a lot of what would typically be managed by the processor itself, thus leaving the processor to do actual 'processing', thus increasing performance.

    Regards,

    James 

  • 0 in reply to JJD
    Intellectual 1000 points

    Hi  James

    Thanks for your reply.

    Best Regards

    Hope Chen