• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 2 answers
  • Subscribers 98 subscribers
  • Views 515 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

RTOS/66AK2G12: DDR3 and QSPI Flash

RTOS/66AK2G12: DDR3L Device Combinations

user5968673
Intellectual 430 points

Part Number: 66AK2G12

Tool/software: TI-RTOS

we will use this DSP for our product. So I investigate the DDR3 device combinations on the below document.

http://www.ti.com/lit/gpn/66ak2g12

I found  the 7.1.2.2 DDR3L Device Combinations.   I understood this DSP can not use only one DDR3L device width 8-bit DDR3L device.

Is this true?

Is the MT41K512M8RH-125 DDR3 used in the evaluation board usable with 2 chips instead of 1 chip?

best regards.

  • 0
    TI__Guru**** 161600 points

    Hi,

    I found  the 7.1.2.2 DDR3L Device Combinations.   I understood this DSP can not use only one DDR3L device width 8-bit DDR3L device.

    Is this true?

    Yes, this is correct. You should refer to the recommendations in Table 7-2. Supported DDR3L Device Combinations

    Best Regards,
    Yordan

  • 0
    Intellectual 430 points

    Dear Mr. Yordan.

    Thank you for your prompt reply.

    I checked the Table 7-2. 

    I would like to cofirm just in case; Does MIRROED mean the PCB layout of DDR3 chips?

    The MIRROED does not mean Address Base Memory Mirroring, right?

    best regards.

  • 0 in reply to user5968673
    TI__Guru**** 161600 points

    Hi,

    Yes, this means PCB layout, you can verify that from NOTE (1) after Table 7-2:
       "(1) Two DDR3Ldevicesare mirrored when one device is placed on the top of the board and the second device is placed on the bottom of the board."

    Best Regards,
    Yordan

  • 0 in reply to Yordan Kovachev
    Intellectual 430 points

    Dear Yordan.

    Thanks to you, I was able to decide the DDR3  chip.

    The DDR3 is different fron EVB. So we need to adjust the timing by control the register.

    Any way, we are designing  the schematic diagram and next to design the PCB layout.

    I would appreciate your continued support.

    Best Regards.

    Idegami