This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CMOS Simulation with FPGA

I gonna capture from CMOS and encode into JPEG or MPEG4. First step is to get raw data from CMOS sensor, and I decide to simulate raw data input with a FPGA without connecting to a sensor.

Should I read raw data from frame buffer at /dev/fb/3 with CCDC&IPIPE then encoding? Seems I need not to load V4L2 driver if I don't like to display it with Video output port.

need I modified u-boot para to vid0=1280x720x16, 6M ?