This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AMIC110: EDMA3 memory protection

Part Number: AMIC110

Hi,

There is MPPAG and MPPA_m registers for memory protection, specifying user and supervisor levels of read write and execute actions. How to define user and supervisor?

Are they related to the mechanism of processor function or upper level application? 

For upper level application, operation user and supervisor could be seperated with assigning different DMA channels without worrying about overlap access.

Kind regards

Orient