This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM5746: PCIe compliance test

Part Number: AM5746

Hi,

My customers want to perform a PCIe compliance test on AM5746 custom board.

They want to output a specific bit pattern from the AM5746.
It is not a method to confirm by response from CLB.
* CLB is used only for waveform measurement
(Bit pattern K28.5-, D21.5, K28.5 +, D10.2)

We thought that the signal could be output by rewriting the following registers from ICE.
 PCIECTRL_RC_DBICS_LNK_CAS_2
So we had questions.

1. Are there any PCIe projects that output the desired pattern?
AM5746 TI-RTOS pdk_am57xx_1_0_11

2. We want to test with the following settings. Would you tell me the procedure?
We thought of the following way.

 (1) Set to Gen2 (5GT / s)
 PCIECTRL_RC_DBICS_LNK_CAS_2: TRGT_LINK_SPEED
 Write 0x2

 (2) De-Emphasis setting (-3.5dB, -6dB)
 PCIECTRL_RC_DBICS_LNK_CAS_2: COMPL_PRST_DEEPH
 How can we set to -3.5dB and -6dB?

 (3)Determination of test pattern
 I want to output the following pattern.
 * K28.5-, D21.5, K28.5 +, D10.2
 Would you tell me the settings?

 (4)Test pattern output (compliance test start)
 PCIECTRL_RC_DBICS_LNK_CAS_2: ENTR_COMPL
 Write 0x1

3. We can't understand the difference.
・PCIECTRL_RC_DBICS_LNK_CAS_2、
・PCIECTRL_RC_DBICS2_LNK_CAS_2
Which should we set? Would you tell me about the difference.

  • Hi,

    Sorry the PCIE driver software is for data exchange, interrupt and throughput testing, it is not aimed to PCIE compliance. I asked the HW engineer for the procedure.

    Regards, Eric

  • Hi Eric,

    Thank you for your reply.

    We look forward to your comments.

    Regards,
    Rei

  • Hi,

    From the engineer that actually tested this device:

    All valid PCIe code works for TX electrical compliance.  The PCIe controller will automatically go into TX compliance mode when 50ohm termination (ex. test equipment) is detected on the lines.  1ms pulses of 100MHz Refclk on the RX line will automatically toggle the TX output between Gen1, Gen2_3p5dB, and Gen2_5dB.  This is all defined/mandated by the PCIe specification.