• State TI Thinks Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 3 answers
  • Subscribers 98 subscribers
  • Views 345 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TDA2EXEVM: windows build the tidi_OD_openvx in PROCESSOR_SDK_VISION_03_07_00_00 occur an error: 'concerto/prelude.mak:105...

TDA2EXEVM: How can I change the kernel's CLK to the maximum?

Focus_lee
Expert 1055 points

Part Number: TDA2EXEVM

Hi，

I use the evm2xxx board to run the TIDL _OD usecase, and print my my kernel's clock is too low as below, how can I set them to the maximum?

can you give me step by step illustrate?

IPU1-0]    112.261819 s:  #### EVE CLK =  535.0      Mhz
[IPU1-0]    112.261941 s:  #### DSP CLK =  600.0      Mhz
[IPU1-0]    112.262063 s:  #### IPU CLK =  212.800000 Mhz
[IPU1-0]    112.262185 s:  #### A15 CLK =  750.0      Mhz

  • 0
    TI__Genius 15985 points

    Hi,

    Please use OPP_HIGH MLO.

    I think currently you are using OPP_NOM MLO.

    After building sbl check for opp_high and replace that MLO in your SD card and try.

    That is the max clock rate you can provide for all cores.

    Regards,

    Anuj

  • 0 in reply to Anuj Gupta
    Expert 1055 points

    Hi,

    I use the gmake -s sbl to generate MLO .I replace that MLO with all the 4 MLO.

    I found that opp_nom and opp_low have the same CLK：

    [IPU1-0]     51.070944 s:  #### EVE CLK =  535.0      Mhz
    [IPU1-0]     51.071066 s:  #### DSP CLK =  600.0      Mhz
    [IPU1-0]     51.071188 s:  #### IPU CLK =  212.800000 Mhz
    [IPU1-0]     51.071280 s:  #### A15 CLK =  750.0      Mhz

    so I use opp_high：

    [IPU1-0]     31.829927 s:  #### EVE CLK =  650.0      Mhz
    [IPU1-0]     31.830018 s:  #### DSP CLK =  748.0/700.0     Mhz
    [IPU1-0]     31.830140 s:  #### IPU CLK =  212.800000 Mhz
    [IPU1-0]     31.830262 s:  #### A15 CLK = 1176.0      Mhz

    1、what is else difference with nom and low? what's opp_od mean?

    2、How can I set the EVE CLK = 900Mhz DSP_CLK = 1000Mhz ?

  • 0 in reply to Focus_lee
    TI__Guru 55685 points

    Hi Lee,

    Data shared above has deviations wrt Data Manual.

    I will check SBL code for this.

    Can you specify the VSDK release you are using?

    Regards,

    Rishabh

  • 0 in reply to Rishabh Garg
    Expert 1055 points

    Hi Rishabh,

    I am now use VSDK0305, but because of openvx_tidl in vsdk0307, I am also use VSDK0307.

    By the way how can I generate MLO used in linux ?

    Regards,

    Focus lee

  • 0 in reply to Focus_lee
    TI__Guru 55685 points

    Hi Lee,

    Please refer to below link on how to generate U-boot MLO in linux:

    Regards,

    Rishabh

  • 0 in reply to Rishabh Garg
    TI__Guru 55685 points

    Hi,

    I haven't heard back from you, I'm assuming you were able to resolve your issue.
    If not, just post a reply below (or create a new thread if the thread has locked due to time-out).

    Regards,
    Rishabh