This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3352: Marvell PHY link issue

Part Number: AM3352

Hi All,

I have a custom board based on Ti's am335x and have Marvell Phy 88E1512 installed on it. The problem I am facing is, if I use Marvell drivers in my QT application to get some lower layer values, the Ethernet Link goes down and I need no power cycle (reboot doesn't work) the device to get the Ethernet Link back.
I tried to debug the issue and found that while accessing register 22 (Page Address Register)  in Marvell Phy, link goes down and power cycle is the only way to get the link up.
If I do not change the register values from the QT code, Ethernet works fine.
I have tried to reset the Phy chip from Marvell drivers, but it didn't help.

Can someone please help me to solve the issue?

Thanks,

  • Hi,

    Respectfully TI is not going to be able to assist with this request at this point. Please understand this concerns another Vendor's product and the driver they provided to Linux community for inclusion in the mainline kernel and is beyond TI's scope of support which is the drivers provided by TI that support the TI processor. 

    That said I would suggest to isolate the problem by removing QT and writing a user space PHY access program to provide more of a direct path to the PHY. Use these two ioctl commands:

    #define SIOCGMIIREG 0x8948      /* Read MII PHY register.   */
    #define SIOCSMIIREG 0x8949      /* Write MII PHY register.  */ 

    There are several examples of source code accessing a PHY involving these iotcl commands that you find on the web.

    In case you haven't already I would suggest to contact the vendor to see what could be causing a link down event by accessing the upper registers. Perhaps they have an application already that  I mention above.

    Best Regards,

    Schuyler