Hi all,
Customer find the DQS and CK signal phase difference about -997ps. It's bigger than DDR chip requirement which is -400~400ps.
Are there any register can adjust this? thanks!
BR,
Denny
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi all,
Customer find the DQS and CK signal phase difference about -997ps. It's bigger than DDR chip requirement which is -400~400ps.
Are there any register can adjust this? thanks!
BR,
Denny
Denny, did the customer properly configure the DDR PHY by filling out the SlaveRatio spreadsheet (found on this page: http://processors.wiki.ti.com/index.php/AM335x_DDR_PHY_register_configuration_for_DDR3_using_Software_Leveling
When filling out the spreadsheet, be sure to use INVERT_CLKOUT = 1.
Regards,
James