• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 175 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM4379: Clock configuration in RTOS

ravi rk
Intellectual 925 points
Part Number: AM4379

Hi,

We working on cutom SOM Board based on AM4379-IDK in DDR Less Mode.

In our design we have input clock(OSC0_IN) as 25 MHz,since AM4379-IDK have 24MHz.

So I changed "/home/aitheon/ti/pdk_am437x_1_0_15/packages/ti/starterware/bootloader/src/am43xx/sbl_am43xx_platform_pll.c",like below

if((BOARD_GPEVM == boardId) || (BOARD_IDKEVM == boardId) ||
(BOARD_EVMSK == boardId)) /* 24MHz for GP, SK and IDK EVMs */
{
crystalFreqSel = 1U; //24MHz Input Clock
//crystalFreqSel = 2U; //25MHz Input Clock
}

And I make Register Dump by following this document www.ti.com/.../spruib7g.pdf

And my frequency analyser look like bleow,it seems clock is not configured properly,can you help to to configure clock.I Attached register dump for youre referance.

Fullscreen som_ctt_25MHz.txt Download 
DeviceName AM437x_SR1.x
0x44DF2800 0x00001F02
0x44DF2820 0x12500F02
0x44DF2900 0x00000302
0x44DF2920 0x00000002
0x44DF2A00 0x00000102
0x44DF2A20 0x00000002
0x44DF2A28 0x00040002
0x44DF2A30 0x00000002
0x44DF2A38 0x00000100
0x44DF2A40 0x00000000
0x44DF2A48 0x00000000
0x44DF2B00 0x0000C502
0x44DF2B20 0x00000002
0x44DF2B28 0x00030000
0x44DF2B38 0x00000002
0x44DF2B40 0x00000002
0x44DF2B48 0x00000002
0x44DF2B50 0x00030000
0x44DF2B58 0x00030000
0x44DF2B60 0x00000002
0x44DF2B68 0x00000002
0x44DF2D20 0x00000007
0x44DF2D2C 0x00007D02
0x44DF2D38 0x0000022A
0x44DF2D3C 0x00000228
0x44DF2D60 0x00000007
0x44DF2D6C 0x00001900
0x44DF2D70 0x00000201
0x44DF2DA0 0x00000007
0x44DF2DAC 0x00003202
0x44DF2DB0 0x00000221
0x44DF2DB8 0x00000222
0x44DF2DE0 0x00000007
0x44DF2DEC 0x04019009
0x44DF2DF0 0x00000285
0x44DF2E20 0x00000007
0x44DF2E2C 0x00003201
0x44DF2E30 0x00000226
0x44DF2E60 0x00000007
0x44DF2E6C 0x02017709
0x44DF2E70 0x00000312
0x44DF4100 0x00800000
0x44DF4108 0x00000000
0x44DF4200 0x00000000
0x44DF4204 0x00000002
0x44DF4208 0x00000001
0x44DF420C 0x00000001
0x44DF4210 0x00000001
0x44DF4214 0x00000001
0x44DF4218 0x00000001
0x44DF421C 0x00000001
0x44DF4220 0x00000001
0x44DF4224 0x00000001
0x44DF4228 0x00000001
0x44DF422C 0x00000000
0x44DF4230 0x00000000
0x44DF4234 0x00000004
0x44DF4238 0x00000000
0x44DF423C 0x00000000
0x44DF4240 0x00000000
0x44DF4244 0x00000000
0x44DF4248 0x00000000
0x44DF424C 0x00000001
0x44DF4250 0x00000000
0x44DF8300 0x00000102
0x44DF8320 0x00000002
0x44DF8400 0x00000002
0x44DF8420 0x00070000
0x44DF8500 0x00000302
0x44DF8520 0x00000002
0x44DF8800 0x00000402
0x44DF8820 0x00000002
0x44DF8840 0x00000002
0x44DF8850 0x00000002
0x44DF8868 0x00040002
0x44DF8870 0x00040002
0x44DF8878 0x00000002
0x44DF8880 0x00000002
0x44DF8888 0x00000002
0x44DF8890 0x00000002
0x44DF8898 0x00030000
0x44DF88A0 0x00000002
0x44DF8A00 0x00001902
0x44DF8A20 0x00000002
0x44DF8A30 0x00030000
0x44DF8A38 0x00030000
0x44DF8A40 0x00030000
0x44DF8A48 0x00030000
0x44DF8A58 0x00000002
0x44DF8A60 0x00000002
0x44DF8A68 0x00000002
0x44DF8B00 0x00000702
0x44DF8B20 0x00040002
0x44DF8C00 0x0A001302
0x44DF8C20 0x00000002
0x44DF8C28 0x00030000
0x44DF8C30 0x00030000
0x44DF8C38 0x00000002
0x44DF8C40 0x00030000
0x44DF8C48 0x00000002
0x44DF8C50 0x00000002
0x44DF8C58 0x00000002
0x44DF8C60 0x00000002
0x44DF8C68 0x00030000
0x44DF8C78 0x00000002
0x44DF8C80 0x00000002
0x44DF8C88 0x00000002
0x44DF8C90 0x00000102
0x44DF8C98 0x00000002
0x44DF8CA0 0x00030000
0x44DF8CA8 0x00030000
0x44DF8CB0 0x00000002
0x44DF8CB8 0x00030000
0x44DF8CC0 0x00000002
0x44DF8CC8 0x00000002
0x44DF8D00 0x00000002
0x44DF8D08 0x00000002
0x44DF8D10 0x00000002
0x44DF8D18 0x00000002
0x44DF8D20 0x00000002
0x44DF8D28 0x00030000
0x44DF8D30 0x00000002
0x44DF8D38 0x00030000
0x44DF8D40 0x00030000
0x44DF8D48 0x00030000
0x44DF8D50 0x00030000
0x44DF8D58 0x00030000
0x44DF8D60 0x00030000
0x44DF8D68 0x00030000
0x44DF8D70 0x00030000
0x44DF8D78 0x00030000
0x44DF8D80 0x00030000
0x44DF8D88 0x00030000
0x44DF8D90 0x00030000
0x44DF8D98 0x00030000
0x44DF8DA0 0x00030000
0x44DF8DB8 0x00030000
0x44DF8DC0 0x00030000
0x44DF8F00 0x00000702
0x44DF8F20 0x00000002
0x44DF8F28 0x00000000
0x44DF9200 0x00000002
0x44DF9220 0x00070000
0x44DF9300 0x00001F02
0x44DF9320 0x00000002
0x44E10040 0x00800304
0x44E101BC 0x00000000
0x44E10444 0x00000000
0x44E3E054 0x00000000

Regards,

Ravi

  • 0
    TI__Guru**** 170625 points

    Hi Ravi,

    ravi rk said:
    if((BOARD_GPEVM == boardId) || (BOARD_IDKEVM == boardId) ||
    (BOARD_EVMSK == boardId)) /* 24MHz for GP, SK and IDK EVMs */
    {
    crystalFreqSel = 1U; //24MHz Input Clock
    //crystalFreqSel = 2U; //25MHz Input Clock
    }

    I see in your code you are using 24MHz, not 25MHz. You can verify your inputClk is set to 25MHz, if you go step by step though the switch(crystalFreqSel) and check if the case is 1U or 2U.

    Note also that you need to use external pull up for pin D17 dss_data15.sysboot15, as sysboot[15:14] pins should be b10 for 25MHz. This is latched in CTRL_STS[23:22] SYSBOT15_14 bitfield.

    For 25MHz configuration, you can also check below file:

    pdk_am437x/packages/ti/drv/pm/src/pmhal/prcm/pmhal_cm.c -> PMHALCMGetSysClockFreqEnum()

    Regards,
    Pavel