AM5746: DDR write protection

Hi,

My customer is designing their system with AM5726.
He wants to protect some EMIF(DDR3) region by unexpected write accesses.
It seems there is no such feature in EMIF nor DMM.
Is there any protection mechanism somewhere?

Or using Cortex-A15 MMU is only option?

Thanks and regards,
Koichiro Tashiro