• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 605 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/66AK2G12: Trouble Reading Register

user5968673
Intellectual 430 points
Part Number: 66AK2G12

Tool/software: Code Composer Studio

Dear Sir,

We are developing our product used 66AK2G.
Currently, we are debugging using XDS200 with CCS(code composer studio).

But there is something troudble, So please check the text coloed red in the console, We want to know about below.

1. Is the ControlRegisters.CSR equal to control status register?  1. Is the PC equal to program counter? 
2. What mean is trouble reading?(communication error?)
3. what dose the cause happen this trouble?

Best regards.

  • 0
    TI__Guru**** 161600 points

    Hi,

    1. Is the ControlRegisters.CSR equal to control status register?  1. Is the PC equal to program counter?

    Yes, your understanding is correct.

    2. What mean is trouble reading?(communication error?) 3. what dose the cause happen this trouble?

    I suspect this is more likely to be wrong initialization of your board. I see you use custom board and the 66AK2G12 GP EVM gel file. Have you modified the gel file to match your board (PLL initialization, DDR settings, etc...)?  I suggest using the ddr spreadsheet to check your ddr settigns: also check the following document:
     

    Also make sure you correctly set up your PLL.

    Best Regards,
    Yordan

  • 0
    Intellectual 430 points

    Dear Yordan,

    Thank you for advise.
    Is the our below recognition right?

    「The Trouble Reading of ControlRegisters.CSR is caused by that can not read the control status register value from DDR3.」

    If our this is right, we will check about the hardware of DDR3 and gel setting of DDR3 more detail.

    Best regards.

  • 0 in reply to user5968673
    TI__Guru**** 161600 points

    Hi,

    No, I didn't meant that. My concern is mainly initializing the SoC: correct pll settings, see evmk2g_arm.gel & evmk2g.gel. Communication with DDR3 is essential for further operation of your board (loading a program on a specific core and executing it).

    Best Regards,
    Yordan

  • 0 in reply to Yordan Kovachev
    Intellectual 430 points

    Dear Yordan,

    Thank you for your support.

    The DDR3 issue may be resloved.

    Best regards.