• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 98 subscribers
  • Views 509 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/AM6548: A53 clock speed

Andrew Elder
Expert 1680 points

Part Number: AM6548

Tool/software: Code Composer Studio

The datasheet for the AM6548 says it runs at 1.1 GHz. If I attach a JTAG debugger to the AM6548 GP EVM and connect to the ARM, I can use a GEL script to dump the PLLs for the A53. I see

CortexA53_0_0: GEL Output: *****
CortexA53_0_0: GEL Output: Getting ARM0 PLL in progress...
CortexA53_0_0: GEL Output: CLKIN = 25.0
CortexA53_0_0: GEL Output: MULT = 0x00000020 (32)
CortexA53_0_0: GEL Output: DIV = 0x00000000 (0)
CortexA53_0_0: GEL Output: M2_DIV = 0x00000001 (1)
CortexA53_0_0: GEL Output: DCOCLKLDO FREQ: 1600.0 MHz
CortexA53_0_0: GEL Output: CLKOUT FREQ: 800.0 MHz
CortexA53_0_0: GEL Output: Getting ARM0 PLL done!

Is this correct?

I don't see 1.1GHz anywhere in the list of clock rates?

  • 0
    TI__Guru 56345 points

    Hi Andrew,

    The AM6548 Datasheet states:

    Dual- or quad-core Arm® Cortex®-A53 microprocessor subsystem at up to 1.1 GHz

    The default CCS GEL settings for ARM0/1 PLL is 800Mhz.

    You can change the PLL settings as your wish as long as it is up to 1.1Ghz 

    Ming

  • 0 in reply to Ming Wei
    Expert 1680 points

    Hi Ming,

    I made this change

    //#define ARM0_M_INT_MULT 32

    #define ARM0_M_INT_MULT 44

    in M4_PLL_Common.gel and now I get 


    CortexA53_0_0: GEL Output: *****
    CortexA53_0_0: GEL Output: Getting ARM0 PLL in progress...
    CortexA53_0_0: GEL Output: CLKIN = 25.0
    CortexA53_0_0: GEL Output: MULT = 0x0000002C (44)
    CortexA53_0_0: GEL Output: DIV = 0x00000000 (0)
    CortexA53_0_0: GEL Output: M2_DIV = 0x00000001 (1)
    CortexA53_0_0: GEL Output: DCOCLKLDO FREQ: 2200.0 MHz
    CortexA53_0_0: GEL Output: CLKOUT FREQ: 1100.0 MHz
    CortexA53_0_0: GEL Output: Getting ARM0 PLL done!

    so I think I am all good. Thanks for your help.