I am looking at EMIFA timing on the data sheet (pg 115). It lists some voltages. Are these the internal core voltages?
Also, after looking at the EMIFA users guide and these timing specs, it appears that the fastest repetitive read access is 30 nSec (1 read setup clock, 1 read cycle clock and 1 read hold clock). Is this true, or can I reduce to two 100 Mhz clocks somehow?
It says on Pg 40 of the EMIFA Users Guide (spruf16f) for NAND Data Read and Write (section 2.5.6.5) that “the EMIFA does not support constant addressing mode”. Is this for all operations, or just for NAND devices? Will constant address mode work for Asynchronous transfers on EMIFA?