• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 384 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3352: MCSPI registers

Ilya Kogan77
Intellectual 355 points

Part Number: AM3352
Other Parts Discussed in Thread: SYSCONFIG

Hello,

Comparing to the AM3352 the AM389X TRM MCSPI section mentions three extra registers:  

4h MCSPI_HL_HWINFO McSPI IP hardware information register Section 16.3.2
10h MCSPI_HL_SYSCONFIG McSPI IP system configuration register Section 16.3.3
100h MCSPI_REVISION McSPI revision register Section 16.3.4

Does the AM3352 have those registers as well?

Thanks,

Ilya 

  • 0
    TI__Guru**** 170625 points

    Hi Ilya,

    Yes, AM335x device also has these McSPI registers. But these registers are not needed for programming, thus not documented in TRM. We have these registers only in header file, without using these in any C file.

    pdk_am335x_1_0_16/packages/ti/csl/src/ip/mcspi/V0/hw_mcspi.h

    /****************************************************************************************************
    * Register Definitions
    ****************************************************************************************************/
    #define MCSPI_HL_REV                                                                                        ((uint32_t)0x0U)
    #define MCSPI_HL_HWINFO                                                                                ((uint32_t)0x4U)
    #define MCSPI_HL_SYSCONFIG                                                                          ((uint32_t)0x10U)
    #define MCSPI_REVISION                                                                                      ((uint32_t)0x100U)
    #define MCSPI_SYSCONFIG                                                                                     ((uint32_t)0x110U)
    #define MCSPI_SYSSTATUS                                                                                     ((uint32_t)0x114U)
    #define MCSPI_IRQSTATUS                                                                                     ((uint32_t)0x118U)
    #define MCSPI_IRQENABLE                                                                                     ((uint32_t)0x11cU)
    #define MCSPI_WAKEUPENABLE                                                                                  ((uint32_t)0x120U)
    #define MCSPI_SYST                                                                                          ((uint32_t)0x124U)
    #define MCSPI_MODULCTRL                                                                                     ((uint32_t)0x128U)
    #define MCSPI_CH0CONF                                                                                       ((uint32_t)0x12cU)
    #define MCSPI_CH0STAT                                                                                       ((uint32_t)0x130U)
    #define MCSPI_CH0CTRL                                                                                       ((uint32_t)0x134U)
    #define MCSPI_TX0                                                                                           ((uint32_t)0x138U)
    #define MCSPI_RX0                                                                                           ((uint32_t)0x13cU)
    #define MCSPI_CH1CONF                                                                                       ((uint32_t)0x140U)
    #define MCSPI_CH1STAT                                                                                       ((uint32_t)0x144U)
    #define MCSPI_CH1CTRL                                                                                       ((uint32_t)0x148U)
    #define MCSPI_TX1                                                                                           ((uint32_t)0x14cU)
    #define MCSPI_RX1                                                                                           ((uint32_t)0x150U)
    #define MCSPI_CH2CONF                                                                                       ((uint32_t)0x154U)
    #define MCSPI_CH2STAT                                                                                       ((uint32_t)0x158U)
    #define MCSPI_CH2CTRL                                                                                       ((uint32_t)0x15cU)
    #define MCSPI_TX2                                                                                           ((uint32_t)0x160U)
    #define MCSPI_RX2                                                                                           ((uint32_t)0x164U)
    #define MCSPI_CH3CONF                                                                                       ((uint32_t)0x168U)
    #define MCSPI_CH3STAT                                                                                       ((uint32_t)0x16cU)
    #define MCSPI_CH3CTRL                                                                                       ((uint32_t)0x170U)
    #define MCSPI_TX3                                                                                           ((uint32_t)0x174U)
    #define MCSPI_RX3                                                                                           ((uint32_t)0x178U)
    #define MCSPI_XFERLEVEL                                                                                     ((uint32_t)0x17cU)