• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 327 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Is there any confliction between ARM and DSP in OMAP-L138 when both of them acess EMIFA?

Yuling Li
Prodigy 50 points
Other Parts Discussed in Thread: OMAP-L138

Hi, all!

I am a beginner of OMAP-L138. I use CE3 of EMIFA to acess NAND Flash(contains Linux kernal and file system) in ARM subsystem, and meanwhile CE2 of EMIFA is used in DSP subsystem for sampling with ADCs.

Does any confliction occur when ARM and DSP work simultaneously?

 

  • 0
    TI__Guru* 84110 points

    Yuling Li,

    Welcome to the TI E2E forum. We hope you will find value here, and in the TI Home Page documents/applications and in the TI Wiki Pages. You can search all of these for helpful information and to browse for the questions others have asked on similar topics on E2E. Our new E2E red Search box in the upper-right corner has improved functionality, and it is the key to getting the most out of the forum as we include more and more answers to questions like yours.

    Your ARM and DSP code will function exactly as you expect them to function. The EMIFA peripheral handles conflicts internally so that the external accesses are not affected. You may want to look through the EMIFA User's Guide for information on exactly how conflicts are prioritized, but in general you can expect all accesses to complete as efficiently as possible.

    Because only one access can occur at a time on the EMIFA bus, one access may have to complete before the next access can begin. In many cases, this will not be a noticeable delay for either the ARM or DSP.

    Other bus masters may also request accesses to the EMIFA CE2 or CE3, such as EDMA and EMAC. The device architecture and the EMIFA peripheral combine to handle scheduling for all of these to complete all of the reads and writes.

    Regards,
    RandyP

     

    If this answers your question, please click the  Verify Answer  button below. If not, please reply back with more information.