• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 363 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM5726: RSTOUTn schematic

Kanae
Guru 10285 points

Part Number: AM5726

Hi Sitara support Team,

Regarding Figure 5-2. Power-Up Sequencing; Note14 in AM572x datasheet(SPRS953E),
it describes "If used as a peripheral component reset, it should be AND gated
with porz to avoid possible reset glitches during power up".

My customer follows the AM572XEVM schematics, however it seems like not to match
the datasheet's Note 14.


They thinks that this circuit needs to be removed externally because glitches occur,
but does PORZ have to be removed in another way because it is not output externally?

Best regards,
Kanae

  • 0
    Guru 10285 points

    Hi Sitara support Team,

    Let me ask you questions from another angle.

    My customer designs their custom board with reference
    to the AM572XEVM schematics, does it make to effect the glitch to PORZ?

    Or is it necessary to take measures since the ENM schematic does not meet
    the requirements of the Datasheet?

    Best regards,
    Kanae

  • 0 in reply to Kanae
    TI__Mastermind 42545 points

    Hi Kanae,

    The EVM is implemented to be consistent with errata i862, i727 and i729 in the errata document.  The customer should review these erratas before determining their reset solution. 

    Regards, Bill